



JP10312321

Biblio

Pag 1

esp@cenet**ON-LINE SYSTEM FAULT ANALYZING METHOD**

Patent Number: JP10312321
Publication date: 1998-11-24
Inventor(s): KOGURE SHINICHI
Applicant(s):: HITACHI LTD
Requested Patent: ☐ JP10312321
Application Number: JP19970120484 19970512
Priority Number(s):
IPC Classification: G06F11/32 ; G06F13/00 ; G06F15/00
EC Classification:
Equivalents:

Abstract

PROBLEM TO BE SOLVED: To minimize the influence of a fault by actualizing processes from the detection of a fault of an on-line system to a display of a countermeasure method in real time.

SOLUTION: When a fault message is generated, a counter 1 is made to one (step 152). The history accuracy and monitor accuracy of the instance in the place that the counter indicates as to all instances in a message table are found (step 168). A display of the generation cause of the fault message is made and the instance having the maximum history accuracy in the message table is displayed as an optimum countermeasure method (the instance having the maximum monitor accuracy is displayed when there is more than history having the maximum history accuracy) (step 156). When a countermeasure is automatically set, a countermeasure command and a countermeasure confirmation command are executed (step 160) and after a recovery from the fault, the countermeasure result is displayed (step 164), but when the fault is not recovered, a counter measure module is actuated to take a manual countermeasure (step 166).

Data supplied from the esp@cenet database - I2